[Apologies if you got multiple copies of this email. This message is
sent to . If you'd like to opt out of these
announcements, information on how to unsubscribe is available at the
bottom of this email.]
******************************
(https://lists.mcs.anl.gov/
If you do not remember your password (which is needed to change these options), you can reset it using the "Unsubscribe or Edit Options" button at the bottom of the page.
(https://lists.mcs.anl.gov/
******************************
sent to . If you'd like to opt out of these
announcements, information on how to unsubscribe is available at the
bottom of this email.]
==============================
ESPM2 2016: Second International Workshop on Extreme Scale Programming Models and Middleware
In conjunction with the International Conference on High Performance Computing, Networking, Storage and Analysis (SC’16), Salt Lake City, Utah, USA, Friday, November 18th, 2016
Held in cooperation with ACM SIGHPC
==============================
Next generation architectures and systems being deployed are characterized by high concurrency, low memory per-core, and multiple levels of hierarchy and heterogeneity. These characteristics bring out new challenges in energy efficiency, fault-tolerance and scalability. It is commonly believed that software has the biggest share of the responsibility to tackle these challenges. In other words, this responsibility is delegated to the next generation programming models and their associated middleware/runtimes. ESPM2 focuses on different aspects of programming models such as task-based parallelism (X10, OCR, Habanero, Legion, Charm++, HPX), PGAS (OpenSHMEM, UPC, UPC++, CAF, Chapel, etc.), Directive-based languages (OpenMP, OpenACC), Accelerator programming (CUDA, OpenCL), Hybrid MPI+X, etc. It also focuses on their associated middleware (unified runtimes, interoperability for hybrid programming, tight integration of MPI+X, and support for accelerators) for next generation systems and architectures. The objective of ESPM2 workshop is to serve as a forum that brings together scientists, researchers and software/hardware designers from academia, industry and national laboratories to share their knowledge and experience and to learn the opportunities and challenges in designing programming models, runtime systems, compilers and languages for next-generation HPC Systems and applications.
The Second ESPM2 workshop, to be held with the Supercomputing (SC'2016) conference in Salt Lake City, Texas, will serve as an event for discussion in the areas of programming models and runtimes, language design, compilers, and application development. It will provide a timely meeting for scientists and engineers to present the latest ideas and findings in these rapidly evolving areas. The workshop will particularly focus on innovative approaches in the areas of emerging programming models for large- scale parallel systems and many-core architectures. Topics of interest for the ESPM2 workshop include (but are not limited to):
Next generation architectures and systems being deployed are characterized by high concurrency, low memory per-core, and multiple levels of hierarchy and heterogeneity. These characteristics bring out new challenges in energy efficiency, fault-tolerance and scalability. It is commonly believed that software has the biggest share of the responsibility to tackle these challenges. In other words, this responsibility is delegated to the next generation programming models and their associated middleware/runtimes. ESPM2 focuses on different aspects of programming models such as task-based parallelism (X10, OCR, Habanero, Legion, Charm++, HPX), PGAS (OpenSHMEM, UPC, UPC++, CAF, Chapel, etc.), Directive-based languages (OpenMP, OpenACC), Accelerator programming (CUDA, OpenCL), Hybrid MPI+X, etc. It also focuses on their associated middleware (unified runtimes, interoperability for hybrid programming, tight integration of MPI+X, and support for accelerators) for next generation systems and architectures. The objective of ESPM2 workshop is to serve as a forum that brings together scientists, researchers and software/hardware designers from academia, industry and national laboratories to share their knowledge and experience and to learn the opportunities and challenges in designing programming models, runtime systems, compilers and languages for next-generation HPC Systems and applications.
The Second ESPM2 workshop, to be held with the Supercomputing (SC'2016) conference in Salt Lake City, Texas, will serve as an event for discussion in the areas of programming models and runtimes, language design, compilers, and application development. It will provide a timely meeting for scientists and engineers to present the latest ideas and findings in these rapidly evolving areas. The workshop will particularly focus on innovative approaches in the areas of emerging programming models for large- scale parallel systems and many-core architectures. Topics of interest for the ESPM2 workshop include (but are not limited to):
- New programming models, languages and constructs for exploiting high concurrency and heterogeneity
- Experience with and improvements for existing parallel languages and run-time environments such as:
o MPI
o PGAS (UPC, OpenSHMEM, Chapel, CAF, UPC++...)
o Directive-based programming (OpenMP, OpenACC..)
o Asynchronous Task-based models (X10, OCR, Habanero, Legion, Charm++, HPX) and
o PGAS (UPC, OpenSHMEM, Chapel, CAF, UPC++...)
o Directive-based programming (OpenMP, OpenACC..)
o Asynchronous Task-based models (X10, OCR, Habanero, Legion, Charm++, HPX) and
o Hybrid MPI+X models
- Parallel compilers, programming tools, and environments
- Software and system support for extreme scalability including fault tolerance
- Programming environments for heterogeneous multi-core systems and accelerators such as KNC, KNL, ARM, GPUs, FPGAs, MICs and DSPs
Papers should present original research and should provide sufficient background material to make them accessible to the broader community.
Important Dates
Technical paper submission deadline: August 26th 2016 (11:59 PM, EST)
Important Dates
Technical paper submission deadline: August 26th 2016 (11:59 PM, EST)
Author notification: October 7th 2016
Camera-ready deadline: September 30th, 2016
Camera-ready deadline: September 30th, 2016
Workshop: November 18th, 2016
Submission
Abstracts and papers need to be submitted via the EasyChair conference system. (https://easychair.org/
Submissions are accepted under the following two categories:
- Full Paper: Should not exceed 8 pages using ACM format with 10pt font. Each submission must be a single PDF file.
- Short Paper: Should not exceed 4 pages using ACM format with 10pt font. Each submission must be a single PDF file.
Submissions must be ACM formatted:
- ACM SigHPC will publish the workshop proceedings which will be available through the ACM Digital Library
- The papers must contain original content and should not have been previously published or submitted to a peer-reviewed journal/conference
- Papers must be submitted in PDF format (readable by Adobe Acrobat Reader 5.0 and higher) and formatted for 8.5" x 11" (U.S. Letter).
- The manuscript should be formatted according to ACM format (see http://www.acm.org/sigs/
publications/proceedings- templates)
At least one of the authors of each accepted paper must register as a participant of the workshop and present the paper at the workshop, in order to have the paper published in the proceedings.
Organizing Committee Program Chairs
• Khaled Hamidouche, The Ohio State University
• Karl Schulz, Intel Corporation
• Hari Subramoni, The Ohio State University
• Dhabaleswar K. (DK) Panda, The Ohio State University
• Karl Schulz, Intel Corporation
• Hari Subramoni, The Ohio State University
• Dhabaleswar K. (DK) Panda, The Ohio State University
Program Committee
• Francois Bodin, University of Rennes and INRIA, France
• Guang R. Gao, University of Delaware
• Vladimir Getov, University of Westminster, UK
• Jeff Hammond, Intel Labs
• Zhigang Huo, Institute of Computing Technology, Chinese Academy of Sciences, China
• Darren Kerbyson, Pacific Northwest National Laboratory
• Olivier Tardieu, IBM T.J Watson Research Center
• Rajeev Thakur, Argonne National Laboratory
• Abhinav Vishnu, Pacific Northwest National Laboratory
• Guang R. Gao, University of Delaware
• Vladimir Getov, University of Westminster, UK
• Jeff Hammond, Intel Labs
• Zhigang Huo, Institute of Computing Technology, Chinese Academy of Sciences, China
• Darren Kerbyson, Pacific Northwest National Laboratory
• Olivier Tardieu, IBM T.J Watson Research Center
• Rajeev Thakur, Argonne National Laboratory
• Abhinav Vishnu, Pacific Northwest National Laboratory
******************************
(https://lists.mcs.anl.gov/
If you do not remember your password (which is needed to change these options), you can reset it using the "Unsubscribe or Edit Options" button at the bottom of the page.
(https://lists.mcs.anl.gov/
******************************
No comments:
Post a Comment