[Apologies if you got multiple copies of this email. This message is
sent to . If you'd like to opt out of these
announcements, information on how to unsubscribe is available at the
bottom of this email.]
Please accept our apologies if you receive multiple copies of this CfP.
==============================
*C A L L F O R P A P E R S*
Third International Workshop on *FPGAs for Software Programmers* (FSP 2016)
co-located with Int. Conf. on Field Programmable Logic and Applications
August 29 - September 2, 2016, Lausanne, Switzerland
Paper Submission Deadline: June 30, 2016
==============================
*Scope of the Workshop*
The aim of this one-day workshop is to make FPGA and reconfigurable
technology accessible to software programmers. Despite their frequently
proven power and performance benefits, designing for FPGAs is mostly an
engineering discipline carried out by highly trained specialists. With
recent progress in high-level synthesis, a first important step towards
bringing FPGA technology to potentially millions of software developers
was taken. However, to make this happen, there are still important
issues to be solved that are in the focus of this workshop.
*Topics of the FSP Workshop include, but are not limited to*
o High-level synthesis and domain-specific languages (DSLs) for FPGAs
and heterogeneous systems
o Mapping approaches and tools for heterogeneous FPGAs
o Support of hard IP blocks such as embedded processors and memory
interfaces
o Development environments for software engineers (automated tool flows,
design frameworks and tools, tool interaction)
o FPGA virtualization (design for portability, hardware abstraction, etc.)
o Design automation technologies for multi-FPGA and heterogeneous systems
o Methods for leveraging (partial) dynamic reconfiguration to increase
performance, flexibility, reliability, or programmability
o Operating system services for FPGA resource management, reliability,
security
o Target hardware design platforms (infrastructure, drivers, portable
systems)
o Overlays (CGRAs, vector processors, ASIP- and GPU-like intermediate
fabrics)
o Applications (embedded computing, signal processing, bio informatics,
big data, database acceleration, etc.) using OpenCL, OpenSPL,
Vivado-HLS, etc.
o Directions for collaborations (research proposals, networking, Horizon
2020)
*Important Dates*
Submission deadline: June 30, 2016
Notification of acceptance: July 24, 2016
Camera-ready final version: July 31, 2016
Workshop: August 29 or September 2, 2016 (to be decided)
*Submission details and publication*
Prospective authors are invited to submit original contributions (up to
eight pages) or extended abstracts describing work-in-progress or
position papers (not exceeding two pages). Details about the submission
process are available on the workshop web page
(www.hs-osnabrueck.de/fsp2016)
We are planning to publish the accepted full papers in printed
proceedings that are also included in major indexing services. Every
accepted paper must have at least one author registered to the workshop
by the time the camera-ready paper is due.
*General Co-Chairs*
- Andreas Koch, Technical University of Darmstadt, Germany
- Markus Weinhardt, Osnabrück University of Applied Sciences, Germany
*Proceedings Chair*
- Christian Hochberger, Technical University of Darmstadt, Germany
*Program Committee* (to be completed)
- Hideharu Amano, Keio University, Japan
- Jason H. Anderson, University of Toronto, Canada
- Tobias Becker, Imperial College, London, UK
- João M. P. Cardoso, University of Porto, Portugal
- Sunita Chandrasekaran, University of Delaware, USA
- Frank Hannig, Friedrich-Alexander University Erlangen-Nürnberg, Germany
- Dirk Koch, University of Manchester, UK
- Miriam Leeser, Northeastern University, USA
- Marco Platzner, University of Paderborn, Germany
- Christian Plessl, University of Paderborn, Germany
- Dan Poznanovic, Cray Inc., USA
- Olivier Sentieys, University of Rennes, France
- Dirk Stroobandt, Ghent University, Belgium
- Gustavo Sutter, Autonomous University of Madrid, Spain
- Peter Yiannacouras, Altera Corp., Canada
- Daniel Ziener, Friedrich-Alexander University Erlangen-Nürnberg, Germany
******************************
(https://lists.mcs.anl.gov/
If you do not remember your password (which is needed to change these options), you can reset it using the "Unsubscribe or Edit Options" button at the bottom of the page.
(https://lists.mcs.anl.gov/
******************************
sent to . If you'd like to opt out of these
announcements, information on how to unsubscribe is available at the
bottom of this email.]
Please accept our apologies if you receive multiple copies of this CfP.
==============================
*C A L L F O R P A P E R S*
Third International Workshop on *FPGAs for Software Programmers* (FSP 2016)
co-located with Int. Conf. on Field Programmable Logic and Applications
August 29 - September 2, 2016, Lausanne, Switzerland
Paper Submission Deadline: June 30, 2016
==============================
*Scope of the Workshop*
The aim of this one-day workshop is to make FPGA and reconfigurable
technology accessible to software programmers. Despite their frequently
proven power and performance benefits, designing for FPGAs is mostly an
engineering discipline carried out by highly trained specialists. With
recent progress in high-level synthesis, a first important step towards
bringing FPGA technology to potentially millions of software developers
was taken. However, to make this happen, there are still important
issues to be solved that are in the focus of this workshop.
*Topics of the FSP Workshop include, but are not limited to*
o High-level synthesis and domain-specific languages (DSLs) for FPGAs
and heterogeneous systems
o Mapping approaches and tools for heterogeneous FPGAs
o Support of hard IP blocks such as embedded processors and memory
interfaces
o Development environments for software engineers (automated tool flows,
design frameworks and tools, tool interaction)
o FPGA virtualization (design for portability, hardware abstraction, etc.)
o Design automation technologies for multi-FPGA and heterogeneous systems
o Methods for leveraging (partial) dynamic reconfiguration to increase
performance, flexibility, reliability, or programmability
o Operating system services for FPGA resource management, reliability,
security
o Target hardware design platforms (infrastructure, drivers, portable
systems)
o Overlays (CGRAs, vector processors, ASIP- and GPU-like intermediate
fabrics)
o Applications (embedded computing, signal processing, bio informatics,
big data, database acceleration, etc.) using OpenCL, OpenSPL,
Vivado-HLS, etc.
o Directions for collaborations (research proposals, networking, Horizon
2020)
*Important Dates*
Submission deadline: June 30, 2016
Notification of acceptance: July 24, 2016
Camera-ready final version: July 31, 2016
Workshop: August 29 or September 2, 2016 (to be decided)
*Submission details and publication*
Prospective authors are invited to submit original contributions (up to
eight pages) or extended abstracts describing work-in-progress or
position papers (not exceeding two pages). Details about the submission
process are available on the workshop web page
(www.hs-osnabrueck.de/fsp2016)
We are planning to publish the accepted full papers in printed
proceedings that are also included in major indexing services. Every
accepted paper must have at least one author registered to the workshop
by the time the camera-ready paper is due.
*General Co-Chairs*
- Andreas Koch, Technical University of Darmstadt, Germany
- Markus Weinhardt, Osnabrück University of Applied Sciences, Germany
*Proceedings Chair*
- Christian Hochberger, Technical University of Darmstadt, Germany
*Program Committee* (to be completed)
- Hideharu Amano, Keio University, Japan
- Jason H. Anderson, University of Toronto, Canada
- Tobias Becker, Imperial College, London, UK
- João M. P. Cardoso, University of Porto, Portugal
- Sunita Chandrasekaran, University of Delaware, USA
- Frank Hannig, Friedrich-Alexander University Erlangen-Nürnberg, Germany
- Dirk Koch, University of Manchester, UK
- Miriam Leeser, Northeastern University, USA
- Marco Platzner, University of Paderborn, Germany
- Christian Plessl, University of Paderborn, Germany
- Dan Poznanovic, Cray Inc., USA
- Olivier Sentieys, University of Rennes, France
- Dirk Stroobandt, Ghent University, Belgium
- Gustavo Sutter, Autonomous University of Madrid, Spain
- Peter Yiannacouras, Altera Corp., Canada
- Daniel Ziener, Friedrich-Alexander University Erlangen-Nürnberg, Germany
******************************
(https://lists.mcs.anl.gov/
If you do not remember your password (which is needed to change these options), you can reset it using the "Unsubscribe or Edit Options" button at the bottom of the page.
(https://lists.mcs.anl.gov/
******************************
No comments:
Post a Comment