[Apologies if you got multiple copies of this email. This message is
sent to . If you'd like to opt out of these
announcements, information on how to unsubscribe is available at the
bottom of this email.]
Apologies in case of cross-posting
- - - - - - - — - - - - - - - - - - - - - - - - - - - -
TRANSACT 2017
12th ACM SIGPLAN Workshop on Transactional Computing / 9th Workshop on the Theory of Transactional Memory
February 5, 2017
Austin, Texas, USA
In conjunction with the 22nd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP 2017)
Website: http://transact2017.cse.lehigh
** Overview **
The past decade has seen an explosion of interest in programming languages, systems, and hardware to support transactions, speculation, and related alternatives to classical lock-based concurrency. Recently, transactional memory has crossed two important thresholds. First, IBM and Intel are now shipping processors with hardware support for transactional memory (TM). Second, the C++ Standard Committee has been working intensively to integrate TM as a new language feature. On the other hand, the post-release discovery of an erratum in Intel’s hardware TM implementation has brought upfront the need for effective TM verification mechanisms. Overall, these developments highlight the demand for continued high quality transactional memory research.
In 2017, Transact will be merged with the Workshop on the Theory of Transactional Memory (WTTM); this will mark the twelfth Transact and ninth WTTM. Transact 2017, will provide a forum to present and discuss the latest research on all aspects of transactional computing. The scope of the workshop is intentionally broad, with the goal of encouraging interaction across the languages, architecture, systems, database, and theory communities. Papers may address implementation techniques, foundational results, applications and workloads, or experience with working systems. Environments of interest include the full range from multithreaded or multicore processors to high-end parallel and distributed computing platforms.
** Topics **
The workshop seeks papers on topics related to all areas of software, hardware, and formal foundations for transactional computing. Specific topics of interest include but are not limited to:
* Run-time systems
* Hardware support
* Applications, workloads, and test suites
* Experience reports
* Language mechanisms and semantics
* Formal semantics
* Memory models
* Transactions for non-uniform and non-cache coherent memory systems (e.g., NUMA, GPUs, RDMA, distributed transactions)
* Formal verification
* Speculative concurrency
* Conflict detection and contention management
* Debugging and tools
* Static analysis and compiler optimizations
* Checkpointing and failure atomicity
* Persistence and I/O
* Machine Learning and Transactional Memory
* Nesting and exceptions
* Impossibility results and lower bounds
* Concurrent data structures and algorithms
Papers should present original research. The final version of the accepted papers will appear on the workshop's web site. These papers will be available to the participants in electronic format during the workshop. Transact/WTTM does not publish proceedings, so accepted papers may appear in other venues as well. As transactional memory spans many disciplines, papers should provide sufficient background material to make them accessible to the broader community. Papers focused on foundations should indicate how the work can be used to advance practice; papers on experiences and applications should indicate how the experiments reinforce or reflect principles.
** Submissions **
Please use EasyChair (https://easychair.org/confere
Papers must be submitted in PDF, and be no more than 8 pages in standard two-column SIGPLAN conference format including figures and tables but not including references. Shorter submissions are welcome. The submissions will be judged based on the merit of the ideas rather than the length. Submissions must be made through the on-line submission site. Final papers will be available to participants electronically at the meeting, but to facilitate resubmission to more formal venues, no archival proceedings will be published, and papers will not be sent to the ACM Digital Library.
Authors will have the option of having their final paper accessible from the workshop website. Authors must be familiar with and abide by SIGPLAN's republication policy, which forbids simultaneous submission to multiple venues and requires disclosing prior publication of closely related work.
At the discretion of the program committee and with the consent of the authors, particularly worthy papers may be recommended for a special journal issue.
Additional information (e.g., templates for papers’ submission) can be found at the workshop’s webpage:
http://transact2017.cse.lehigh
For any additional information, do not hesitate to contact the PC Co-Chairs:
Aleksandar Dragojevic, aleksandar.dragojevic@gmail.co
Idit Keidar, idish@ee.technion.ac.il
** Important Dates **
Submission Deadline: December 9, 2016
Author Notification: January 19, 2017
******************************
(https://lists.mcs.anl.gov/mai
If you do not remember your password (which is needed to change these options), you can reset it using the "Unsubscribe or Edit Options" button at the bottom of the page.
(https://lists.mcs.anl.gov/mai
hpc-announce-owner@mcs.anl.gov
hpc-announce-owner@mcs.anl.gov
******************************
sent to . If you'd like to opt out of these
announcements, information on how to unsubscribe is available at the
bottom of this email.]
Apologies in case of cross-posting
- - - - - - - — - - - - - - - - - - - - - - - - - - - -
TRANSACT 2017
12th ACM SIGPLAN Workshop on Transactional Computing / 9th Workshop on the Theory of Transactional Memory
February 5, 2017
Austin, Texas, USA
In conjunction with the 22nd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP 2017)
Website: http://transact2017.cse.lehigh
** Overview **
The past decade has seen an explosion of interest in programming languages, systems, and hardware to support transactions, speculation, and related alternatives to classical lock-based concurrency. Recently, transactional memory has crossed two important thresholds. First, IBM and Intel are now shipping processors with hardware support for transactional memory (TM). Second, the C++ Standard Committee has been working intensively to integrate TM as a new language feature. On the other hand, the post-release discovery of an erratum in Intel’s hardware TM implementation has brought upfront the need for effective TM verification mechanisms. Overall, these developments highlight the demand for continued high quality transactional memory research.
In 2017, Transact will be merged with the Workshop on the Theory of Transactional Memory (WTTM); this will mark the twelfth Transact and ninth WTTM. Transact 2017, will provide a forum to present and discuss the latest research on all aspects of transactional computing. The scope of the workshop is intentionally broad, with the goal of encouraging interaction across the languages, architecture, systems, database, and theory communities. Papers may address implementation techniques, foundational results, applications and workloads, or experience with working systems. Environments of interest include the full range from multithreaded or multicore processors to high-end parallel and distributed computing platforms.
** Topics **
The workshop seeks papers on topics related to all areas of software, hardware, and formal foundations for transactional computing. Specific topics of interest include but are not limited to:
* Run-time systems
* Hardware support
* Applications, workloads, and test suites
* Experience reports
* Language mechanisms and semantics
* Formal semantics
* Memory models
* Transactions for non-uniform and non-cache coherent memory systems (e.g., NUMA, GPUs, RDMA, distributed transactions)
* Formal verification
* Speculative concurrency
* Conflict detection and contention management
* Debugging and tools
* Static analysis and compiler optimizations
* Checkpointing and failure atomicity
* Persistence and I/O
* Machine Learning and Transactional Memory
* Nesting and exceptions
* Impossibility results and lower bounds
* Concurrent data structures and algorithms
Papers should present original research. The final version of the accepted papers will appear on the workshop's web site. These papers will be available to the participants in electronic format during the workshop. Transact/WTTM does not publish proceedings, so accepted papers may appear in other venues as well. As transactional memory spans many disciplines, papers should provide sufficient background material to make them accessible to the broader community. Papers focused on foundations should indicate how the work can be used to advance practice; papers on experiences and applications should indicate how the experiments reinforce or reflect principles.
** Submissions **
Please use EasyChair (https://easychair.org/confere
Papers must be submitted in PDF, and be no more than 8 pages in standard two-column SIGPLAN conference format including figures and tables but not including references. Shorter submissions are welcome. The submissions will be judged based on the merit of the ideas rather than the length. Submissions must be made through the on-line submission site. Final papers will be available to participants electronically at the meeting, but to facilitate resubmission to more formal venues, no archival proceedings will be published, and papers will not be sent to the ACM Digital Library.
Authors will have the option of having their final paper accessible from the workshop website. Authors must be familiar with and abide by SIGPLAN's republication policy, which forbids simultaneous submission to multiple venues and requires disclosing prior publication of closely related work.
At the discretion of the program committee and with the consent of the authors, particularly worthy papers may be recommended for a special journal issue.
Additional information (e.g., templates for papers’ submission) can be found at the workshop’s webpage:
http://transact2017.cse.lehigh
For any additional information, do not hesitate to contact the PC Co-Chairs:
Aleksandar Dragojevic, aleksandar.dragojevic@gmail.co
Idit Keidar, idish@ee.technion.ac.il
** Important Dates **
Submission Deadline: December 9, 2016
Author Notification: January 19, 2017
******************************
(https://lists.mcs.anl.gov/mai
If you do not remember your password (which is needed to change these options), you can reset it using the "Unsubscribe or Edit Options" button at the bottom of the page.
(https://lists.mcs.anl.gov/mai
hpc-announce-owner@mcs.anl.gov
hpc-announce-owner@mcs.anl.gov
******************************
No comments:
Post a Comment