SUBMISSION DEADLINE EXTENDED: Jan 14th
------------------------------
------------------------------ -----
Call for papers: Workshop on LARGE-SCALE PARALLEL PROCESSING
to be held in conjunction with
IEEE International Parallel and Distributed Processing Symposium
Boston, MA
May 24th, 2013
SUBMISSION DEADLINE: January 6th 2013
Selected work presented at the workshop will be published in a
special issue of Parallel Processing Letters in December 2013.
------------------------------ ------------------------------ -----
The workshop on Large-Scale Parallel Processing is a forum that
focuses on computer systems that utilize thousands of processors
and beyond. Large-scale systems, referred to by some as
extreme-scale and Ultra-scale, have many important research
aspects that need detailed examination in order for their
effective design, deployment, and utilization to take place.
These include handling the substantial increase in multi-core
on a chip, the ensuing interconnection hierarchy, communication,
and synchronization mechanisms. Increasingly this is becoming an
issue of co-design involving performance, power and reliability
aspects. The workshop aims to bring together researchers from
different communities working on challenging problems in this
area for a dynamic exchange of ideas. Work at early stages of
development as well as work that has been demonstrated in
practice is equally welcome.
Of particular interest are papers that identify and analyze novel
ideas rather than providing incremental advances in the following
areas:
- LARGE-SCALE SYSTEMS : exploiting parallelism at large-scale,
the coordination of large numbers of processing elements,
synchronization and communication at large-scale, programming
models and productivity
- MULTI-CORE : utilization of increased parallelism on a single
chip (MPP on a chip such as the Cell and GPUs), the possible
integration of these into large-scale systems, and dealing with
the resulting hierarchical connectivity.
- NOVEL ARCHITECTURES AND EXPERIMENTAL SYSTEMS : the design of
novel systems, the use of processors in memory (PIMS),
parallelism in emerging technologies, future trends.
- ENERGY MANAGEMENT: Techniques, strategies, and experiences
relating to the energy management and optimization of
large-scale systems.
- WAREHOUSE COMPUTING: dealing with the issues in advanced
datacenters that are increasingly moving from co-locating many
servers to having a large number of servers working cohesively,
impact of both software and hardware designs and optimizations
to achieve best cost-performance efficiency.
- APPLICATIONS : novel algorithmic and application methods,
experiences in the design and use of applications that scale to
large-scales, overcoming of limitations, performance analysis
and insights gained.
Results of both theoretical and practical significance will be
considered, as well as work that has demonstrated impact at
small-scale that will also affect large-scale systems. Work may
involve algorithms, languages, various types of models, or
hardware.
------------------------------ ------------------------------ -----
SUBMISSION GUIDELINES
Papers should not exceed eight single-space pages (including
figures, tables and references) using a 12-point font on 8.5x11
inch pages. Submissions in PostScript or PDF should be made
using EDAS (www.edas.info). Informal enquiries can be made to
Darren.Kerbyson@pnl.gov. Submissions will be judged on correctness,
originality, technical strength, significance, presentation
quality and appropriateness. Submitted papers should not have
appeared in or under consideration for another venue.
IMPORTANT DATES
Submission deadline: January 14th 2013
Notification of acceptance: February 1st 2013
Camera-Ready Papers due: February 8th 2013
------------------------------ ------------------------------ -----
WORKSHOP CO-CHAIRS
Darren J. Kerbyson Pacific Northwest National Laboratory
Ram Rajamony IBM Austin Research Lab
Charles Weems University of Massachusetts
STEERING COMMITTEE
Johnnie Baker Kent State University
Alex Jones University of Pittsburgh
H.J. Siegel Colorado State University
Guangming Tan ICT, Chinese Academy of Sciences
Lixin Zhang ICT, Chinese Academy of Sciences
PROGRAM COMMITTEE
Pavan Balaji Argonne National Laboratory, USA
Kevin J. Barker Pacific Northwest National Laboratory
Laura Carrington San Diego Supercomputer Center, USA
I-Hsin Chung IBM T.J. Watson Research Lab, USA
Tim German Los Alamos National Laboratory, USA
Georg Hager University of Erlangen, Germany
Simon Hammond Sandia National Laboratory, USA
Martin Herbordt Boston University, USA
Stephen Jarvis University of Warwick, USA
Daniel Katz University of Chicago, USA
John Michalakes National Renewable Energy Laboratory
Celso Mendes University of Illinois Urbana-Champagne
Bernd Mohr Forschungszentrum Juelich, Germany
Phil Roth Oak Ridge National Laboratory, USA
Jose Sancho Barcelona Supercomputer Center, USA
Gerhard Wellein University of Erlangen, Germany
Pat Worley Oak Ridge National Laboratory, USA
Ulrike Yang Lawrence Livermore National Laboratory
Workshop Webpage: http://hpc.pnl.gov/conf/LSPP
------------------------------
Call for papers: Workshop on LARGE-SCALE PARALLEL PROCESSING
to be held in conjunction with
IEEE International Parallel and Distributed Processing Symposium
Boston, MA
May 24th, 2013
SUBMISSION DEADLINE: January 6th 2013
Selected work presented at the workshop will be published in a
special issue of Parallel Processing Letters in December 2013.
------------------------------
The workshop on Large-Scale Parallel Processing is a forum that
focuses on computer systems that utilize thousands of processors
and beyond. Large-scale systems, referred to by some as
extreme-scale and Ultra-scale, have many important research
aspects that need detailed examination in order for their
effective design, deployment, and utilization to take place.
These include handling the substantial increase in multi-core
on a chip, the ensuing interconnection hierarchy, communication,
and synchronization mechanisms. Increasingly this is becoming an
issue of co-design involving performance, power and reliability
aspects. The workshop aims to bring together researchers from
different communities working on challenging problems in this
area for a dynamic exchange of ideas. Work at early stages of
development as well as work that has been demonstrated in
practice is equally welcome.
Of particular interest are papers that identify and analyze novel
ideas rather than providing incremental advances in the following
areas:
- LARGE-SCALE SYSTEMS : exploiting parallelism at large-scale,
the coordination of large numbers of processing elements,
synchronization and communication at large-scale, programming
models and productivity
- MULTI-CORE : utilization of increased parallelism on a single
chip (MPP on a chip such as the Cell and GPUs), the possible
integration of these into large-scale systems, and dealing with
the resulting hierarchical connectivity.
- NOVEL ARCHITECTURES AND EXPERIMENTAL SYSTEMS : the design of
novel systems, the use of processors in memory (PIMS),
parallelism in emerging technologies, future trends.
- ENERGY MANAGEMENT: Techniques, strategies, and experiences
relating to the energy management and optimization of
large-scale systems.
- WAREHOUSE COMPUTING: dealing with the issues in advanced
datacenters that are increasingly moving from co-locating many
servers to having a large number of servers working cohesively,
impact of both software and hardware designs and optimizations
to achieve best cost-performance efficiency.
- APPLICATIONS : novel algorithmic and application methods,
experiences in the design and use of applications that scale to
large-scales, overcoming of limitations, performance analysis
and insights gained.
Results of both theoretical and practical significance will be
considered, as well as work that has demonstrated impact at
small-scale that will also affect large-scale systems. Work may
involve algorithms, languages, various types of models, or
hardware.
------------------------------
SUBMISSION GUIDELINES
Papers should not exceed eight single-space pages (including
figures, tables and references) using a 12-point font on 8.5x11
inch pages. Submissions in PostScript or PDF should be made
using EDAS (www.edas.info). Informal enquiries can be made to
Darren.Kerbyson@pnl.gov. Submissions will be judged on correctness,
originality, technical strength, significance, presentation
quality and appropriateness. Submitted papers should not have
appeared in or under consideration for another venue.
IMPORTANT DATES
Submission deadline: January 14th 2013
Notification of acceptance: February 1st 2013
Camera-Ready Papers due: February 8th 2013
------------------------------
WORKSHOP CO-CHAIRS
Darren J. Kerbyson Pacific Northwest National Laboratory
Ram Rajamony IBM Austin Research Lab
Charles Weems University of Massachusetts
STEERING COMMITTEE
Johnnie Baker Kent State University
Alex Jones University of Pittsburgh
H.J. Siegel Colorado State University
Guangming Tan ICT, Chinese Academy of Sciences
Lixin Zhang ICT, Chinese Academy of Sciences
PROGRAM COMMITTEE
Pavan Balaji Argonne National Laboratory, USA
Kevin J. Barker Pacific Northwest National Laboratory
Laura Carrington San Diego Supercomputer Center, USA
I-Hsin Chung IBM T.J. Watson Research Lab, USA
Tim German Los Alamos National Laboratory, USA
Georg Hager University of Erlangen, Germany
Simon Hammond Sandia National Laboratory, USA
Martin Herbordt Boston University, USA
Stephen Jarvis University of Warwick, USA
Daniel Katz University of Chicago, USA
John Michalakes National Renewable Energy Laboratory
Celso Mendes University of Illinois Urbana-Champagne
Bernd Mohr Forschungszentrum Juelich, Germany
Phil Roth Oak Ridge National Laboratory, USA
Jose Sancho Barcelona Supercomputer Center, USA
Gerhard Wellein University of Erlangen, Germany
Pat Worley Oak Ridge National Laboratory, USA
Ulrike Yang Lawrence Livermore National Laboratory
Workshop Webpage: http://hpc.pnl.gov/conf/LSPP
No comments:
Post a Comment